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ABSTRACT
Three dimensional stacked integrated circuits (3D ICs) are
extremely attractive for overcoming the barriers in intercon-
nect scaling, oﬀering an opportunity to continue the CMOS
performance trends for the next decade. However, from a
thermal perspective, vertical integration of high-performance
ICs in the form of 3D stacks is highly demanding since the
eﬀective areal heat dissipation increases with number of dies
(with hotspot heat ﬂuxes up to 250W/cm2) generating high
chip temperatures. In this context, inter-tier integrated mi-
crochannel cooling is a promising and scalable solution for
high heat ﬂux removal. A robust design of a 3D IC and its
subsequent thermal management depend heavily upon accu-
rate modeling of the eﬀects of liquid cooling on the thermal
behavior of the IC during the early stages of design. In
this paper we present 3D-ICE, a compact transient thermal
model (CTTM) for the thermal simulation of 3D ICs with
multiple inter-tier microchannel liquid cooling. The pro-
posed model is compatible with existing thermal CAD tools
for ICs, and oﬀers signiﬁcant speed-up (up to 975x) over a
typical commercial computational ﬂuid dynamics simulation
tool while preserving accuracy (i.e., maximum temperature
error of 3.4%). In addition, a thermal simulator has been
built based on 3D-ICE, which is capable of running in par-
allel on multicore architectures, oﬀering further savings in
simulation time and demonstrating eﬃcient parallelization
of the proposed approach.
Categories and Subject Descriptors
2.5 [CAD for systems]: Reliable and Alternative Systems
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1. INTRODUCTION
With the ever increasing demand for higher data rates
and performance as well as multi-functional capabilities in
circuits, vertical integration of IC dies using through-silicon
vias (TSV) is envisioned to be one of the most viable so-
lutions for the development of new generation of electronic
products [1]. 3D integration of multi-core processors, for in-
stance, oﬀers massive bandwidth improvements, but reduces
the eﬀective chip footprint. However, this leads to a tremen-
dous increase in heat dissipation per unit area of the chip.
This in turn results in higher chip temperatures and thermal
stress, hence, limiting the performance and reliability of the
chip-stack [2].
Conventional back-side heat removal strategies like heat sinks,
air cooling and microchannel cold-plates prove to be insuf-
ﬁcient for 3D ICs and can only scale partially with the die
size [3]. On the contrary, inter-tier microchannel-based liq-
uid cooling can scale with the number of dies and is compat-
ible with area-array TSVs, thus, is capable of removing heat
from multi-processor 3D ICs [4]. However, the introduction
of microchannel cooling in 3D stacks necessitates a cooling-
aware design of 3D ICs, where the eﬀects of forced convective
liquid cooling are taken into account during the early-stages
of design in order to achieve optimal performance under safe
operating temperatures. Therefore, accurate thermal mod-
els are required for calculating the costs of operating the
liquid cooling (pumping power), determining the overall en-
ergy budget and performing run-time thermal management.
In this paper we propose 3D-ICE, a compact transient ther-
mal model (CTTM) for liquid cooling for fast thermal sim-
ulation of 3D ICs with inter-tier microchannel cooling. The
major contributions of the proposed model are:
1. The 3D-ICE model is transient and can accurately pre-
dict the temporal evolution of chip temperatures when
operational system parameters (heat dissipation, ﬂow
rate of coolant etc.) change during dynamic thermal
management. We have validated the accuracy of the
model with a commercial computational ﬂuid dynam-
ics (CFD) simulation tool as well as measurement re-
sults from a 3D test IC (Fig. 1) with microchannel
heat transfer geometry (a maximum error of 3.4% in
temperature).
2. The 3D-ICE model is compatible with the conven-
tional transient compact thermal models of IC mod-
eling tools, like HotSpot [5]. Thus, no major computa-
tional overhead is introduced due to the introduction of
microchannels in the proposed model. This is critical
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for speeding up the performance-thermal optimization
cycles during the design of 3D ICs (the proposed model
shows up to 975x speed-up with respect to commercial
CFD tools).
3. The proposed 3D-ICE model oﬀers the designer the
freedom to incorporate any suitable heat transfer ge-
ometry, such as microchannels or pin ﬁn arrays. Only
the empirical correlation set, representing the convec-
tive heat transfer has to be adjusted accordingly. These
values can be derived from literature or can speciﬁcally
be computed by conjugate heat and mass transfer CFD
modeling of a unit-cell of the heat transfer structure.
4. A thermal simulator based on the proposed 3D-ICE
model was implemented for multithreaded CPU. It
was found that the parallelization of the simulation re-
sulted in considerable time-savings, especially for large
problem sizes (i.e., detailed thermal models for large
3D stacks with liquid cooling).
The rest of the paper is organized as follows. The previ-
ous work on the thermal modeling of ICs with microchannel
cooling is discussed in Section 2. Then, Section 3 presents
the architecture of a typical 3D stacked IC with inter-tier mi-
crochannel cooling and describes the problem to be solved.
Next, Section 4 presents the development of the proposed
compact thermal model for liquid cooling. Section 5 presents
the details about the implemented thermal simulator. The
experimental results are detailed in Section 6 and ﬁnally, the
conclusions are presented in Section 7.
2. PREVIOUS WORK
A considerable amount of research has gone into develop-
ing compact thermal models for 3D ICs with conventional
heat-sink based cooling [5, 6, 7, 8, 9]. Most of these meth-
ods (except [5] and [6]) present simpliﬁed thermal models for
steady state simulations and provide no information about
the transient thermal behavior of the ICs. The methods
in [5, 6] use a ﬁnite-diﬀerence based method to generate
a compact thermal model for the IC. In addition, while a
high-level interconnect model is developed in [5] to simu-
late the eﬀects of interconnect self-heating, [6] applies the
alternative direction implicit (ADI) technique for obtaining
fast and stable transient results. However, none of the above
methods have provision for handling forced convective liquid
cooling.
For the simulation of forced convective liquid cooling there
are a number of empirical correlation-based methods avail-
able in the literature [10, 11, 12, 13, 14, 4]. All these meth-
ods are meant only for steady state simulations and are not
speciﬁcally suitable for microchannel cooling.
More recently, a steady state thermal model for integrated
microchannel cooling in 3D ICs was presented in [15]. In
this method, the microchannels are discretized into small
blocks along the direction of the ﬂow and four new temper-
ature nodes are added for each such block just inside each
of the 4 channel walls. The temperature change in each
of these nodes in the downstream direction is then calcu-
lated as a linear function of the heat ﬂux entering a given
upstream node using numerical presimulation. These lin-
ear functions, which model the “thermal wake” (the rise in
temperature at a location downstream due to heating at a
Figure 1: (a)3D stacked IC with interlayer mi-
crochannel cooling, (b) A 3D IC test vehicle, with
lateral wire-bonds for electrical IO, fabricated with
ﬂuid manifold mounted on a printed circuit board.
location upstream), are then incorporated in the heat con-
duction resistive model for the 3D stack. The three main
drawbacks of this approach, which are addressed in the pro-
posed model(see Section 6.2 for more details), are: First,
steady state conditions are assumed and no transient infor-
mation is obtained. Second, the problem size is very huge
with four new nodes per microchannel block. And ﬁnally,
extensive numerical presimulation calculations are needed
for every thermal simulation executed.
3. 3D STACKED IC ARCHITECTURE
Fig. 1(a) shows the schematic architecture that we con-
sider for a typical 3D stacked IC with four active tiers and
inter-tier cooling. The microchannel cavities are etched into
the back of the die with TSVs running through the chan-
nel walls between the individual dies. A ﬂuid manifold with
inlet and outlet cavities is attached to the silicon carrier,
resulting in the ﬂuid containment and delivering the coolant
to the individual ﬂuid cavities. A 3D IC thermal test vehi-
cle was manufactured including microchannels. To simplify
the setup, lateral wire-bonding was utilized as electrical IO,
instead of TSV as shown in Fig. 1(b). Heat dissipated from
the IC tiers is predominantly removed through the coolant
in the microchannels.
The goal of this paper is to build 3D-ICE, a compact ther-
mal model based on ﬁnite-diﬀerence approximation, which
takes into account the eﬀects of the the inter-tier cooling
through microchannel heat sinks. Considering the applica-
tion of inter-tier cooling, with typically ten times less coolant
mass ﬂow rate compared to back-side heat removal, a ﬂuid
temperature increase of up to 30K was measured. Therefore
the model has to track the ﬂuid temperature increase from
inlet to outlet. The footprint of the IC stack is assumed to
be 10mm × 10mm with microchannel etched on the rear of
a die in the silicon substrate having channel and wall cross
sectional dimensions of about 50− 100휇푚 and 50− 100휇푚,
respectively.
4. DEVELOPMENT OF THE PROPOSED
CTTM
In this section, the proposed compact transient thermal
model for microchannel cooling is presented. In the ensuing
subsections, we ﬁrst describe the conventional compact mod-
eling of heat conduction in solids. Then, a compact model
for ﬂuids is derived from the ﬁrst principles, and the analo-
gies between the two compact models are drawn. Finally,
we describe the incorporation of the compact ﬂuid model in
a complete 3D IC test case.
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(a) (b)
Figure 2: Control volume of (a)solid (b)ﬂuid [16].
4.1 Conventional compact modeling of solids
The conventional compact modeling for heat conduction
in solids is done by applying ﬁnite-diﬀerence approximation
to the governing equations of heat transfer in solids [5, 16,
17]. Consider a control volume of a solid 푅 as shown in
Fig. 2(a). The energy conservation equation for this control
volume can be written as [16]:
푑
푑푡
∫
푅
휌 푢ˆ 푑푅+
∫
푆
(−푘∇ 푇 ) .푛⃗ 푑푆 =
∫
푅
푞˙ 푑푅, (1)
where 휌 is the density of the material, 푢ˆ is the enthalpy, S
is the surface area of the control volume, 푘 is the thermal
conductivity of the material, 푛⃗ is the unit normal vector on
the surface of the volume and 푞˙ is the volumetric rate of
generation of heat inside the volume. In the above equa-
tion, the ﬁrst term on the left hand side is a volume integral
representing the amount of heat energy stored in the vol-
ume. The second term is a surface integral representing the
loss of heat from the volume due to heat conduction. The
term on the right hand side is a volume integral represent-
ing the rate of generation of heat inside the volume due to
conversion from another form of energy (chemical, electrical
etc.). Thus, taking the limit 푅 → 0, applying Stoke’s the-
orem [16], and assuming the material has isotropic thermal
conductivity, the above equation reduces to:
퐶푣
푑푇
푑푡
+
(−푘∇2 푇 ) = 푞˙, (2)
where 퐶푣 is the volumetric speciﬁc heat of the material and
T is the temperature of the control volume. The above par-
tial diﬀerential equation can be converted into an ordinary
diﬀerential equation by applying the ﬁnite diﬀerence approx-
imation to the spatial derivative (the second term on the left
hand side) in the above equation [16, 17]. To this end, the
(a) (b)
Figure 3: Discretization of a single layer of silicon-
(a)without microchannel and (b)with microchannel-
into “thermal cells”.
given volume of solid is discretized along the 3 Cartesian
coordinates with discretization lengths Δ 푥, Δ 푦 and Δ 푧,
respectively, to generate a thermal grid. If the temperature
of each node in the grid is represented by its location as
푇푖,푗,푘, then the ﬁnite diﬀerence approximation for the above
equation at the location (푖, 푗, 푘) can be written as,
퐶푣Δ 푥Δ 푦Δ 푧
푑푇
푑푡
− 푘푇푖+1,푗,푘 − 2푇푖,푗,푘 + 푇푖−1,푗,푘
Δ 푥2
− 푘푇푖,푗+1,푘 − 2푇푖,푗,푘 + 푇푖,푗−1,푘
Δ 푦2
− 푘푇푖,푗,푘+1 − 2푇푖,푗,푘 + 푇푖,푗,푘−1
Δ 푧2
= 푞˙Δ 푥Δ 푦Δ 푧.
(3)
The well-known analogy between heat and electrical con-
duction is invoked here with the temperature represented
as voltage, heat ﬂow represented as electric current [5], the
ﬁrst term on the left hand side in the above equation rep-
resented as a capacitor and the rest of the terms on the left
hand side represented as conductances, giving rise to an RC
circuit [16]. Then, for an IC the compact thermal model is
generated considering a single silicon layer of a die divided
into 9 diﬀerent “thermal cells”, as shown in Fig. 3(a). Each
thermal cell has a length 푙, width 푤 and height ℎ, as shown
in Fig. 4, modeled as a node containing six resistances repre-
senting the conduction of heat in all the six directions (top,
bottom, north, south, east and west), and a capacitance rep-
resenting the heat storage inside the cell. The conductance
of each resistor and the capacitance of the thermal cell are
calculated as follows:
푔푡표푝/푏표푡푡표푚 = 푘푆푖 ⋅ 푙 ⋅ 푤(ℎ/2) , 푔푛표푟푡ℎ/푠표푢푡ℎ = 푘푆푖 ⋅
푙 ⋅ ℎ
(푤/2)
,
푔푒푎푠푡/푤푒푠푡 = 푘푆푖 ⋅ 푤 ⋅ ℎ(푙/2) , 푐푐푒푙푙 = 퐶푣푆푖 ⋅ (푙 ⋅ 푤 ⋅ ℎ).
(4)
Here, the subscript 푡표푝, 푒푎푠푡, 푠표푢푡ℎ etc. indicate the direc-
tion of conduction (i.e., “north” here represents conduction
in the +푦 direction, “west” represents conduction in −푥 di-
rection and so on). Current sources of value (푞˙ ⋅ 푙 ⋅ 푤 ⋅ ℎ),
representing the sources of heat, are connected to the cells
wherever there is heat dissipation. Next, the nodes of these
thermal cells are connected to the nodes of their neighbor-
ing cells through the interfaces by computing the equivalent
conductances between them. Hence, the following system of
ordinary diﬀerential equations are created:
GT(푡) +CT˙(푡) = U(푡), (5)
where T(푡) is the vector of all node temperatures (as a
function of time) ordered according to their numbering in
Fig. 3(a), C is a diagonal matrix of all cell capacitances cal-
culated using Eq (4), U(푡) is a vector of inputs (heat sources
Figure 4: Equivalent circuit of a solid thermal cell.
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as a function of time) wherever they exist.G is a symmet-
ric block tri-diagonal conductance matrix, where non-zero
non-diagonal elements respresent the connections between
neighboring nodes and the diagonal term corresponding to
a given node is equal to the sum of all conductances between
that node and its neighbors. The formulation of heat ﬂow
equations, as described above, can be extended to structures
containing multiple layers of thermal cells. Indeed the struc-
ture of the G will still remain block tri-diagonal and sparse.
Then, the boundary conditions are given as source terms in
the U vector. For example, if the top layer is connected to
the ambient via some silicon-air-thermal resistance, then the
nodes on the top layer are grounded to the ambient temper-
ature via that conductance term. This method can be used
to generate a compact thermal model for any general hetero-
geneous structure like an IC die, and the three-dimensional
temporal evolution of heat inside the 3D IC can be accu-
rately modeled.
4.2 Compact modeling of fluids
The energy conservation equation for heat transfer in a
control volume of liquid, similar to the one described in the
previous subsection, and can be written as (Fig. 2(b)) [16]:
푑
푑푡
∫
푅
휌 푢ˆ 푑푅+
∫
푆
(−푘∇ 푇 ) .푛⃗ 푑푆 +
∫
푆
(
휌 ℎˆ
)
푢⃗ ⋅ 푛⃗ 푑푆
=
∫
푅
푞˙ 푑푅.
(6)
In this case, when compared to Eq (1), the above equation
contains an added term on the left hand side. Here, 푢⃗ is
the velocity of outﬂow of the ﬂuid at the surface of the con-
trol volume. This term indeed represents the net outﬂow of
heat from the control volume due to convection. As in the
conventional compact model, taking the limit 푅 → 0 and
applying Stoke’s theorem we get,
퐶푣
푑푇
푑푡
+∇ ⋅ (−푘∇ 푇 ) + 퐶푣푢⃗.∇ 푇 = 푞˙. (7)
Thus, the conduction term is no longer written using a
Laplacian operator because heat conduction in a ﬂowing
ﬂuid is not necessarily isotropic. The new divergence (third)
term on the left hand side represents a “temperature con-
trolled heat source”. From Eq (6), it can be deduced that
this convection term can be calculated for each surface of a
small cuboidal thermal cell as a product of the velocity of
the ﬂuid ﬂowing out, the surface temperature, the area of
the surface and the volumetric heat capacity of the ﬂuid. If
at a particular surface the ﬂuid is ﬂowing in, then a negative
sign must be assigned to the term. Finally, these convection
terms must be summed up to calculate the cumulative ef-
fect of ﬂow of ﬂuid on the convective heat transfer inside the
volume. Thus, by applying ﬁnite diﬀerence approximation,
similar to the case of solids, for a given liquid cell with uni-
directional ﬂuid ﬂow (towards the “north” or +푦 direction,
Figure 5: Equivalent circuit of a ﬂuid thermal cell.
as shown in Fig. 5) we obtain:
퐶푣Δ 푥Δ 푦Δ 푧
푑푇
푑푡
− 푘푥푥 푇푖+1,푗,푘 − 2푇푖,푗,푘 + 푇푖−1,푗,푘
Δ 푥2
− 푘푦푦 푇푖,푗+1,푘 − 2푇푖,푗,푘 + 푇푖,푗−1,푘
Δ 푦2
− 푘푧푧 푇푖,푗,푘+1 − 2푇푖,푗,푘 + 푇푖,푗,푘−1
Δ 푧2
+ 퐶푣푢푎푣푔,푦Δ 퐴푦 (푇푆2 − 푇푆1)
= 푞˙Δ 푥Δ 푦Δ 푧.
(8)
In the above equation, the terms 푘푥푥, 푘푦푦 and 푘푧푧 are the
conductivity of the ﬂuid in the 푥, 푦 and 푧 directions, respec-
tively. 푢푎푣푔,푦 is the average velocity of the ﬂuid in through
the cell in the 푦 direction, namely, the only non zero compo-
nent of the velocity, with ﬂuid entering from the front end
and exiting from the rear end of the ﬂuid cell as indicated
in Fig. 5. The terms 푇푆2 and 푇푆1 represent the surface tem-
peratures of the rear and the front ends, respectively.
4.3 Compact model for microchannels
At this point the theory developed in the previous subsec-
tion for compact modeling of liquids can be applied to the
case of microchannel cooling of 3D ICs. For this, consider
a single microchannel layer of an IC divided into 9 thermal
cells, as before, as shown in Fig. 3(b). The microchannel is
laid out in the middle with silicon walls on either side and
hence cells 2, 5, and 8 are the “microchannel cells”. Then
the coolant ﬂow is in the +푦 direction. Since convection
dominates conduction in this direction by many orders of
magnitude, the second conduction term in Eq (8) can be
neglected for these cells. Hence, 푔푛표푟푡ℎ and 푔푠표푢푡ℎ compo-
nents of the microchannel cells do not exist in the proposed
model. The convection term, which appeared as a “tem-
perature controlled heat source” term above, can be conse-
quently translated into a “voltage-controlled current source”
in the equivalent RC circuit.
To this end the ﬁrst step is to compute this convection term.
It can be seen from Eq (8) that, given the nature of dis-
cretization of the channel layer of the IC, all the terms
except those in the brackets in the convection term, i.e.
퐶푣푢푎푣푔,푦Δ 퐴푦, are constants. Here, 퐴푦 = 푙 ⋅ ℎ and coolant
velocity 푢푎푣푔,푦 can be calculated as,
푢푎푣푔,푦 = 푉˙ ⋅
(
1
퐴푦
)
, (9)
where 푉˙ is the volumetric ﬂow rate of the coolant per mi-
crochannel in the 3D IC. By applying central diﬀerencing
scheme [18] the interface temperatures, 푇푆2 and 푇푆1, for
each cell can be calculated using a ﬁrst order approximation
by interpolating the node temperatures of two microchannel
cells which share that interface. For example, for cell 5 in
Fig. 3(b), the interface temperature 푇푆2 of the north face can
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be calculated as 푇5+푇82 and the interface temperature 푇푆1 of
the south face can be computed as 푇5+푇22 , assuming uniform
discretization in the 푦 direction. Hence, the convection term
for cell 5 in Eq (8) becomes:
퐶푣푢푎푣푔,푦Δ 퐴푦 (푇푆2,5 − 푇푆1,5) = −푐푐표푛푣 ⋅ (푇8 − 푇2) , (10)
where 푐푐표푛푣 = 퐶푣푢푎푣푔,푦
Δ 퐴푦
2 . These “voltage controlled cur-
rent sources”model the transport of heat from the inlet to
the outlet of the microchannel and, hence, account for the
rise in temperature of the coolant as it ﬂows through the
microchannel. For the boundary surfaces, i.e, front surface
of cell 2 and rear surface of cell 8, the surface temperatures
are calculated as follows: the front surface of cell 2 is where
the coolant enters the microchannel, which means that the
coolant here is at a constant inlet temperature obtained from
the refrigeration design. Hence, the temperature of the front
surface of cell 2 is set to a constant 푇푖푛푙푒푡. As seen from Eq
(8), this is multiplied by 2푐푐표푛푣 and taken to the right hand
side of Eq (8) serving as an input source for the equivalent
RC circuit (Dirichlet boundary condition [19]). Since there
is no heat ﬂux into the coolant beyond the outlet of the mi-
crochannel, i.e., the rear end of cell 8, it can be assumed
that there is no rise in the coolant temperature at the out-
let. Thus, the spatial derivate of temperature along the +푦
direction at this surface can be approximated to a ﬁrst or-
der by setting the diﬀerence 푇8 − 푇푆2,8 to zero (Neumann
boundary condition [19]). In this case, although the tem-
perature gradient is set to zero at the microchannel outlet,
the heat ﬂux out of the microchannel is not zero. This is
because, unlike heat conduction, the convection term given
by Eq (10) depends upon the absolute temperature of the
surfaces and not on the temperature gradient.
Next, the four conductances 푔푡표푝, 푔푏표푡푡표푚, 푔푒푎푠푡 and 푔푤푒푠푡
for the microchannel cell, which account for the heat trans-
fer from the walls of the microchannel to the ﬂuid, must
be computed. They can be calculated using heat transfer
coeﬃcients obtained from either empirical correlations or
numerical presimulation, as follows:
푔푡표푝/푏표푡푡표푚 = ℎ푓,푣푒푟푡푖푐푎푙 ⋅ (푙 ⋅ 푤) , 푔푒푎푠푡/푤푒푠푡 = ℎ푓,푠푖푑푒 (ℎ ⋅ 푤) ,
(11)
where ℎ푓,푣푒푟푡푖푐푎푙 and ℎ푓,푠푖푑푒 are, respectively, the vertical
and side heat transfer coeﬃcients for microchannel forced
convection, and are functions of the channel dimensions and
coolant velocity. For the proposed model, the heat transfer
coeﬃcient on all sides are calculated using the formula:
ℎ푓,푣푒푟푡푖푐푎푙 = ℎ푓,푠푖푑푒 =
푘푐표표푙푎푛푡 ⋅푁푢
푑ℎ
, (12)
where 푘푐표표푙푎푛푡 is the thermal conductivity of the coolant and
푑ℎ is the hydraulic diameter of channel, deﬁned as 2ℎ⋅ 푙(ℎ+푙) .
Nusselt number (Nu) correlations considering imposed axial
heat ﬂux and radial isothermal conditions are assumed to
represent the given heat transfer mode for the implemented
microchannels with low aspect ratio ﬁns most appropriate
and were derived by London and Shah [20], as follows:
푁푢 = 8.235 ⋅ (1− 2.0421퐴푅+ 3.0853퐴푅2
− 2.4765퐴푅3 + 1.0578퐴푅4 − 0.18615)
푓푟 ⋅ 푅푒 = 24(1− 1.3553퐴푅+ 1.9467퐴푅2
− 1.7012퐴푅3 + 0.9564퐴푅4 − 0.2537퐴푅5)
(13)
In this context, 퐴푅 is the aspect ratio of the channel ℎ/푙.
In this study the microchannel geometry was assumed to
be constant, deﬁned through the technological constraints
from TSV fabrication and the assumption of uniformly dis-
tributed TSVs with a ﬁxed pitch and diameter. With the ap-
proximation of developed hydrodynamic and thermal bound-
ary layers the Nusselt number becomes invariant to coolant
velocity in case of microchannels, as shown in Eq (13).
Finally, the capacitance for the microchannel cell is calcu-
lated in the same way as for solids in Eq (4). Once these
model parameters are obtained, the silicon and microchan-
nel cells are connected as described in the Subsection 4.1
and the ordinary diﬀerential equations similar to Eq (5) can
be obtained. The new G retains the same block tri-diagonal
structure of the G matrix for the case of a pure solid struc-
ture. However, the non-zero non-diagonal elements of the
new conductance matrix corresponding to two neighboring
liquid cells is given by (10) and this convection term gets
added to the diagonal elements corresponding to cells at
the microchannel inlet and outlet. The resulting matrix
is no longer symmetric because of the unidirectional ﬂow
of heat due to convection (i.e., this asymmetry reﬂects the
non-reciprocity of the system).
5. IMPLEMENTATION FEATURES
A software thermal library was built in C based on the
compact thermal modeling discussed in the previous sec-
tion. This 3D-ICE design exploration tool with inter-tier
cooling is available at [21]. This thermal library is ﬂexible
and accepts a variety of 3D IC stack descriptions as input
and produces time domain chip temperatures waveforms as
outputs. The inputs to the Library are: a) the physical de-
scription of the IC- layers (comprising the stack and their
material properties) b) ﬂoorplan information of each individ-
ual die (reﬂecting location of various circuit blocks and their
power dissipation values) c) the discretization parameters
(thermal cell size, time-step and time of simulation). The
physical composition and the ﬂoorplan are given through
netlist ﬁles. For the power dissipation values, the user has
the option of either specifying them as a function of time
in a text ﬁle or feed them from an external device (e.g., an
emulation platform) via a network socket.
The netlists are parsed with functions generated by Bison [22]
and Flex [23] tools. From the data structure so ﬁlled, a
three dimensional “Thermal Grid” matrix is generated with
the properties of individual thermal cells, as described in
Section 4.1. Size of the thermal cell for the channel layers
depend upon the channel dimensions since, as can be seen
from Fig. 3(b), the ﬂuid cells must comprise of the entire
cross section of the channel. The user has the freedom to
choose any cell dimension in the direction along the channel.
In our experiments, we found that cell sizes of few hundred
micrometers are suﬃcient for accuracy. The source terms
are computed for each thermal cell using the power values
from the user and the boundary conditions. Because a ﬂuid
manifold encloses the 3D IC as shown in Fig. 1, the exposed
surfaces of the IC stack are assumed to be adiabatic.
The next step is the formulation of equations for the simu-
lation of the Thermal Grid. For this, Eq (5) is integrated
numerically using the backward Euler method as follows:(
G+
1
ℎ
C
)
X(푡푛+1) = U(푡푛+1) +
1
ℎ
CX(푡푛)
⇒ AX(푡푛+1) = B푛+1,
(14)
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where ℎ is the time-step used for the numerical integration,
A = G + 1ℎC and B푛+1 = U(푡푛+1) +
1
ℎCX(푡푛). Here, 푡푛
denotes the 푛푡ℎ time point during the transient simulation.
The matricesA and B are generated from the Thermal Grid
and stored in a compressed column format [24]. Next, the
matrices so generated are fed to a sparse linear system solver.
For the proposed 3D thermal library, two diﬀerent matrix
solver libraries were tested: KLU [25] and SuperLU [26, 30].
In our experiments we found the latter to be faster.
The user has the option of specifying the simulation with de-
fault initial temperatures for the Thermal Grid (푋(푡0), with
the initial temperatures being the ambient temperature), or
resume from the end of a previous simulation. Finally, tem-
peratures for one or more circuit blocks, as indicated by
the user as the observation points, are recorded as the out-
put temperatures waveforms and are either printed out in
the form of a text ﬁle or can be sent through a network
socket for possible HW-SW cosimulation. The sparse sys-
tem solver libraries are the most computationally dominant
part of the thermal library and hence, possible future work
in this direction could include exploring diﬀerent solver tech-
niques, which can exploit parallel computing architectures
like GPUs.
6. EXPERIMENTAL RESULTS
In this section we evaluate the accuracy and CPU perfor-
mance of the proposed 3D-ICE thermal model.
6.1 Accuracy evaluation of the CTTM model
In the ﬁrst set of experiments, we have validated the accu-
racy of the proposed model. To this end, we compared the
results from the proposed model with a commercial compu-
tational ﬂuid dynamics (CFD) simulation tool, i.e., Ansys
CFX [27], which is a ﬁnite volume method based solver.
In all our experiments, the ﬂuid ﬂowing through the chan-
nel was assumed to be hydrodynamically fully developed.
Therefore, periodic hydrodynamic boundary conditions with
a ﬁxed pressure gradient (105Pa)were imposed, to derive the
velocity ﬁeld of the coolant. In a subsequent run, the veloc-
ity ﬁeld was used as initial conditions and the energy equa-
tion with an imposed power step was computed.
Two main structures were simulated in our experiments: (a)
Figure 6: Composition of (a)Test Stack 1 (b)Test
Stack 2; (c)Top view of the 2푛푑 die in Test Stack 2
showing the hotspot.
Table 1: Geometrical and material properties of the
Test Stacks [28]
IC size 10mm × 10mm
Number of layers-Test Stack 1 5 (2 active dies)
Number of layers-Test Stack 2 15 (3 active dies)
Channel height-푡푐 100휇m
Channel width-푤푐 50휇m
Channel pitch-푝 100휇m
Die height- 푡푑 300휇m
Heater height- 푡ℎ 2휇m
Si slab height-푡푠 50휇m
Back-end of line (BEOL) height- 푡퐵 12휇m
Top Si layer height-푡푇 100휇m
Silicon thermal conductivity, heat capacity 130W/m ⋅ K, 702J/kg ⋅ K
BEOL thermal conductivity, heat capacity 2.25W/m ⋅ K, 517J/kg ⋅ K
Fluid thermal conductivity, heat capacity 0.6069W/m ⋅ K, 4181J/kg ⋅ K
Fluid density, viscosity 998kg/m3, 8.89 × 10−4Pa ⋅ s
Fluid flow rate per cavity 48mL/min
Fluid velocity per channel 1.62m/s
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Figure 7: Comparison of temperature waveforms:
(a) Uniform Dissipation Case (b) Non-uniform Dis-
sipation Case
Test Stack 1 with two active dies and one microchannel
cavity between them and (b) Test Stack 2 with three ac-
tive dies and four microchannel cavities adjacent to them.
Both Test Stack 1 and Test Stack 2 have a footprint of
10mm× 10mm. A small slice of both the ICs, showing the
composition of stack and the cross section of the channels is
shown in Fig. 6. The material and structural properties used
in our experiments for both experimental stacks are tabu-
lated in Table 1 [28]. To minimize the model complexity ,
only half of the microchannel and microchannel wall with
symmetry boundary conditions were taken into account in
the CFD model. This 50휇m wide and 10mm long compu-
tational domain for the four cavity test stack resulted in an
unstructured hexahedral mesh with 170k nodes. In invari-
ant heat ﬂuxes transversal to the ﬂow direction (i.e. along 푥
direction if the microchannels are laid out in the 푦 direction)
were imposed, resulting in a periodic temperature variation
along the 푥 direction. However, the entire stack was simu-
lated in our thermal library since our discretization (a single
Thermal Cell had a footprint of around 50휇m × 50휇m) re-
sulted in much smaller problem sizes and CPU times.
Uniform Dissipation Case: In the ﬁrst experiment, Test
Stack 1 was simulated with a uniform heat ﬂux of 100W/cm2
in both the dies, which was switched on at time 푡 = 0s,
until reaching steady state at time 푡 = 0.1s. A discretiza-
tion of 50휇m× 50휇m per Thermal Cell was applied for the
proposed model. The resulting junction temperature plot
measured at the center of the top die from both the pro-
posed compact model and the CFX simulations are shown
in Fig. 7(a). The maximum error between the two temper-
ature waveforms at any point during the entire simulation
time interval was found to be 1.6K (3% w.r.t. peak temper-
ature change). Similar results were found for other observa-
tion points in the IC.
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Figure 8: Temperature map of Test Stack 2 in the
푦푧 plane along the channel direction.
Non-uniform Dissipation Case: In the second experiment,
Test Stack 2 was simulated for 0.4s seconds, with a uni-
form background heat ﬂux of 50W/cm2 for all the three dies
switched on for the ﬁrst 0.3s. At this point, a 2mm wide strip
of the heated layer on the 2푛푑 die (as shown in Fig. 6(c)) was
switched alternatively between the powers 250W/cm2 and
50W/cm2, and between 450W/cm2 and 50W/cm2 at dif-
ferent time intervals until 0.6s to create a realistic hotspot
switching activity (i.e. non-uniform heating of the die). A
discretization of 50휇m× 75휇m per Thermal Cell was applied
for the proposed model. The side view (푧푦 plane) temper-
ature map of the IC is shown in Fig. 8 with the location
of the hotspot indicated. The experiment was repeated for
two other ﬂow rates- 24mL/min and 12mL/min per cavity
(resulting from a pressure drop of 5×104Pa and 2.5×104Pa
respectively) to demonstrate the proposed model’s ability
to handle diﬀerent ﬂow rates. The temperature waveforms
from the proposed model and the CFX simulations for all
the three cases are shown in Fig. 7(b) (as can be seen, the av-
erage temperature of the chip increases with decreasing ﬂow
rate). For all the simulations, the maximum diﬀerence be-
tween the temperatures obtained from CTTM and CFX was
found to be 1.5K (3.4% w.r.t. peak temperature change).
Similar results were obtained for other observations points.
6.2 Performance evaluation of 3D-ICE
Simulation speed is indeed a critical aspect for such kind
of tools, since it can support or discourage its adoption by
chip designers. For example, one of the possible exploita-
tions of the thermal library can be the HW-SW cosimula-
tion. The thermal library could be interfaced with other
tools for system emulation or simulation. The resulting
overall framework can be used to both system design space
explorations and early thermal-aware software development.
Clearly, very long simulation time makes the considered sce-
narios impractical and impossible to handle.
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Figure 9: (a)Simulation times for Test Stacks, (b)
Parallelization of the proposed thermal model.
Table 2: Comparison of simulation times for Test
Stack 1 and Test Stack 2 using CTTM and CFX
Problem Discretization CFX CTTM Speed-up
Size (min:sec) (milli sec)
Test Stack 1 50휇m × 50휇m 04:10 16 260.42
Test Stack 2 50휇m × 75휇m 146:07 150 974.11
First we evaluated the speed-ups obtained using our ther-
mal library implementing the proposed CTTM with respect
to the CFD simulation tool. For this purpose, we simulated
the same reduced size problems for Test Stack 1 and Test
Stack 2 on the thermal library, as was simulated using the
CFD model (as described earlier). These simulations were
run on an Intel Core2Duo 2 GHz machine with 3 GB RAM.
The recorded simulation times and the speed-ups are tabu-
lated in Table 2. As can be seen, the proposed model is up
to about 1000 times faster than the CFD model.
Next, to obtain CPU times for realistic 3D ICs, the com-
plete Test Stack 1 and Test Stack 2 were simulated using
the thermal library for diﬀerent discretization sizes (25휇m to
200휇m along the channel direction). These simulations were
run on Intel(R) Core(TM) i7 920 2.67 GHz processor with
8 cores and 6 GB RAM. The recorded simulation times are
plotted against the problem sizes in each case in Fig. 9(b).
It can be seen from this plot that the simulation times for
even large problems is contained and scales approximately
linearly with the problem size. Also, it can be seen that the
slope of this scaling increases as the number of layers in the
stack is increased (Test Stack 2).
In order to observe the performance of the proposed CTTM
with respect to realistic 3D ICs, the 4-die stack studied
in [29] was simulated using our thermal library and the ther-
mal map of each layer was plotted as shown in Fig. 10. This
structure resulted in a thermal grid consisting of 167k nodes
and the thermal library took 221 seconds (approximately 3.5
minutes) to simulate it for a time interval of 70ms with a
step size of 1ms (a total of 70 time points).
At this point, it is important to highlight certain crucial dif-
ferences between the nature and performance of proposed
Figure 10: Temperature maps of the dies in the 3D
stack described in [29].
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model and that of the thermal model developed in [15]. The
proposed model is capable of performing both transient and
steady-state analysis (for steady-state, simply open circuit
all the thermal capacitances and solve the resistive mesh di-
rectly), while the model in [15] pertains only to steady-state
thermal analysis. Also, for every thermal cell in the ﬂuid
domain, the proposed model requires only one node for the
simulation while the model in [15] generates 4 nodes. For
example, in the Test Stack 2 considered above, the 3D-ICE
model contained 33k cells, and hence 33k nodes, in the ﬂuid
domain. For the same structure with the same discretiza-
tion, the model developed by [15] would have resulted in
132k nodes in the ﬂuid domain resulting in a 60% increase
in the total problem size. These additional nodes contain
thermal information of little value to an electronic designer
and considerably increase the computational load. Finally,
the model in [15] requires numerical presimulation of the
structure to compute the thermal wake functions every time
ﬂow conditions or channel dimensions are changed. It can
be seen from [15] that this numerical presimulation is orders
of magnitude more computationally expensive than the ac-
tual thermal simulation. The 3D-ICE model removes this
need for numerical presimulation and allows for the incor-
poration of any reliable correlation-based ﬂuid heat transfer
coeﬃcient of the designer’s choosing, drastically improving
the CPU performance of the simulator. Albeit, the option
of using a numerical presimulation also exists in 3D-ICE.
6.3 Parallelization of the thermal library
To explore the potential of parallelization of the proposed
CTTM, we included a new multi-thread version of the Su-
perLU solver [30] in the thermal library that we developed
and used it to simulate a 3mm× 10mm version of the Test
Stack 2 on Intel(R) Core(TM) i7 920 2.67 GHz processor
with 8 cores and 6 GB RAM. The resulting normalized CPU
times against the number of threads are shown in Fig. 9(b).
This shows the potential for parallelization of the proposed
modeling technique. It must be noted that the Super-LU
method is a direct method of solving simultaneous equa-
tions and hence, parallelization is inherently limited. More
signiﬁcant gains in CPU times could be obtained using it-
erative techniques and employing other parallel computing
platforms such as GPUs. Exploring these techniques could
be a possible candidate for future research in this direction.
7. CONCLUSIONS
In this paper, we have proposed 3D-ICE, a compact tran-
sient thermal model (CTTM) for fast thermal simulation
of 3D ICs with inter-tier microchannel cooling. The model
is transient and can accurately predict the temporal evolu-
tion of chip temperatures with changing operational system
paratmeters due to dynamic thermal management. A soft-
ware thermal library was developed based on 3D-ICE. This
thermal library can be easily interfaced with other tools for
system emulation. The accuracy and speed of the 3D-ICE
model has been validated against a commercial CFD simu-
lation tool for various realistic 3D test chips with inter-tier
cooling. The proposed model shows a maximum temper-
ature error of only 3.4% and speed-ups up to 975x with
respect to the CFD simulation tool, enabling a very fast
early-stage thermal design exploration of 3D ICs with inter-
tier cooling.
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